Leave us your email address and we'll send you all the new jobs according to your preferences.

CONTRACT SoC Verification Engineer

Posted 1 day 13 hours ago by microTECH Global Limited

Permanent
Not Specified
Other
London, United Kingdom
Job Description

Job Description

Job title: SoC Verification Engineer
Location: UK/Remote
Contract: Contract
Start: ASAP
Duration: 6 months
IR35: Inside

For our client, we are looking for a SoC Verification Engineer. Candidates must be based in the UK, although the work can be performed remotely.

Job Responsibilities
  1. Deploying Verification Methodologies such as UVM and Formal Verification
  2. Developing Testbenches and Verification Components such as UVCs, C models, and Vertical/Horizontal re-usable Verification Environments
  3. Test plan development based on Design documents and interaction with design/systems engineers
  4. Writing and debugging SystemVerilog assertions
  5. Analysing coverage data and working with Design teams to address coverage holes
  6. Develop/augment framework for running regressions
  7. Running/Debugging Power aware simulations (UPF)
  8. Debugging regression failures with design/Systems teams
  9. Python/Perl automation for improving workflows and team efficiency
  10. Supporting software and other teams with debug
  11. Documentation
Candidate Requirements
  1. Experience in design and verification on SoCs and SoC Methodologies for verifying complex units on SoC using industry standard tools and technologies
  2. Proficient in developing unit and subsystem level test benches using SV/UVM methodology
  3. Constrained random and Metrics driven verification
  4. Experienced with C model integration and scoreboarding
  5. FW code integration verification
  6. Experience with AMBA protocols and BUS interconnect functional and formal verification along with coverage closure
  7. Experience with power aware verification and clock domain crossing verification
  8. Experience with debugging test failures
  9. Strong knowledge of verification planning, coverage analysis, pseudo and constrained random techniques, assertion based and formal verification techniques with System Verilog
  10. Experience with Verilog, C/C++, System C, TCL/Perl/shell-scripting
  11. Strong analytical skills and ability to work in a dynamic and fast paced team environment
Email this Job